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Gate instability/hysteresis in modulation-doped p-type AlGaAs/GaAs heterostructures impedes
the development of nanoscale hole devices, which are of interest for topics from quantum comput-
ing to novel spin physics. We present an extended study conducted using custom-grown, matched
modulation-doped n-type and p-type heterostructures, with/without insulated gates, aimed at un-
derstanding the origin of the hysteresis. We show the hysteresis is not due to the inherent ‘leakiness’
of gates on p-type heterostructures, as commonly believed. Instead, hysteresis arises from a combi-
nation of GaAs surface-state trapping and charge migration in the doping layer. Our results provide
insights into the physics of Si acceptors in AlGaAs/GaAs heterostructures, including widely-debated
acceptor complexes such as Si-X. We propose methods for mitigating the gate hysteresis, including
poisoning the modulation-doping layer with deep-trapping centers (e.g., by co-doping with transi-
tion metal species), and replacing the Schottky gates with degenerately-doped semiconductor gates
to screen the conducting channel from GaAs surface-states.
PACS numbers: 71.55.Eq, 72.20.-i, 73.20.At, 77.55.dj
I. INTRODUCTION
The modulation-doped AlGaAs/GaAs heterostructure
is a materials platform of great importance to the study
of nanoscale electronic devices with quantum mechani-
cal functionalities, and their development towards future
technologies.1,2 Studies of the two-dimensional electron
gas (2DEG) formed in an AlGaAs/GaAs heterostructure
at temperatures below 4 K have met with great success,
both in terms of the novel physics of 2D electrons,3,4
and as an underpinning technology for quantum wires,5,6
quantum dots,7–9 and other ballistic transport devices.2
Devices based on two-dimensional hole gases (2DHGs)
have received less attention; this is not from a lack of
interesting physics. The higher effective mass of holes
leads to stronger carrier interactions, making 2DHGs of
interest for studies of the metal-insulator transition10,11
and bilayer quantum Hall effect.12,13 Additionally, the
spin- 3
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nature of holes, arising from strong spin-orbit in-
teractions, has driven interest in novel phenomena in
2DHGs, such as g-factor anisotropy14 and anomalous
spin-polarization,15 as well as studies of the 0.7 plateau
in quantum point contacts (QPCs),16 the quantum dot
Kondo effect17 and Berry’s phase in Aharonov-Bohm
rings.18 The reduced hyperfine interaction for holes in
GaAs19 leads to reduced spin-decoherence time compared
to electrons,20,21 making GaAs hole quantum dots of in-
terest for quantum computing.22
Studies of low-dimensional hole devices are impeded
by difficulties in making devices with high electronic
stability and low noise/drift under electrostatic gating.
Telegraph noise, instability and gate hysteresis were
particularly problematic in initial attempts to realize
hole QPCs23–25 using Si-doped (311)A-oriented 2DHGs.
Similar issues were reported for gated 2DHGs in C-
doped (100) AlGaAs/GaAs heterostructures.26–28 Nu-
merous explanations have been offered including surface
diffusion of ohmic contact metal producing a low mobility
layer at or close to the surface,29 charge transfer to states
either at the interfaces or in the semiconductor,30 carrier
trapping in deep acceptor levels or in insulating paral-
lel doping layers,28 or that metallic gates on p-GaAs are
‘inherently leaky’ because of a reduced Schottky barrier
relative to n-GaAs.26,27,31 Firmly establishing the origin
of the gate instability/hysteresis will contribute towards
the development of improved materials and devices for
the study of low-dimensional hole systems.
Here we show that gate instability/hysteresis in p-
type modulation-doped AlGaAs/GaAs heterostructures
is caused by a complex interplay between surface-state
trapping and gate-induced charge migration within the
doping layer. We focus here on Si-doped (311)A-oriented
heterostructures, but similar physics may occur in C-
doped (100)-oriented heterostructures also. We use three
different experimental approaches: first, we rule out di-
rect charge leakage between the gate and semiconduc-
tor by studying devices where an insulator layer is de-
posited underneath the gates; two insulators, Al2O3 and
polyimide, were investigated. We find that insulating
the gates does not eliminate the hysteresis, instead, it
makes the hysteresis significantly worse. A recent study
of a QPC featuring HfO2-insulated gates on a C-doped
(100) AlGaAs/GaAs heterostructure31 also shows that
hysteresis can remain despite insulating the gates. In our
experiment, the semiconductor surface/gate interface is
the only aspect that is different between the insulated
and uninsulated gate devices; they are on the same het-
erostructure with the same doping. The resulting large
2difference in hysteresis points to surface-states as an im-
portant contributing factor. Hence our second approach
was to investigate surface effects by studying matched
AlGaAs/GaAs heterostructures, both with and without
an Al2O3 gate insulator layer, and Schottky-gated p-
type heterostructures with (NH4)2Sx surface passivation
treatment32–34 performed prior to gate deposition. In
contrast to hole devices, the addition of the insulator
does not induce hysteresis for electron devices but al-
ters the pinch-off voltage. Sulfur passivation does not
bring consistent improvement in p-type devices, despite
increasing the photoluminescence yield equivalently on
(100) and (311) surfaces.35 In the one instance where
passivation did bring significant improvement, hysteresis
was still observed. This led us to suspect charge migra-
tion in the doping layer. Hence our third approach was
to investigate dopant effects through variable tempera-
ture studies. In particular, we compare the hysteresis in
hole devices to electron devices at elevated temperatures
T ∼ 130 K, where deep donors known as DX centers36
begin to detrap,37 allowing charge to migrate between
Si dopant sites. We observe gate hysteresis in electron
devices at 130 K very similar to that in hole devices at
T < 4 K. We also show that the hysteresis can be reduced
in hole devices by reducing the thickness of the dopant
layer from 80 nm to less than 5 nm (δ-doped). Overall,
our results point to competition between surface-state
and dopant related processes with different time/energy
scales as the cause of the hysteresis, and have wider impli-
cations given recent interest in surface charge as a source
of scattering38 and dopant charge migration as a source
of noise39 in AlGaAs/GaAs heterostructures and quan-
tum devices.
The paper is structured as follows. Section II briefly
addresses materials and methods, with an extended dis-
cussion presented in Appendix A. In Section III we fo-
cus on gate leakage and discuss hole devices featuring
Al2O3 and polyimide gate insulators. Sections IV and
V concentrate on surface-states and charge migration in
the dopant layer, respectively. Finally, in Section VI, we
draw conclusions based on the overall results and discuss
the broader implications of the work for the study of low-
dimensional devices in AlGaAs/GaAs heterostructures.
Appendices B-D contain additional supporting data.
II. MATERIALS AND METHODS
Five separate AlGaAs/GaAs heterostructures denoted
1-e, 1-h, 2-e, 2-h and 3-h were made for this study;
the first four are ‘matched’ electron (-e) and hole (-h)
heterostructures produces by deposition onto side-by-
side halves of 2” diameter GaAs substrate, one (100)-
oriented and the other (311)-oriented. This relies on the
orientation-dependent amphoteric nature of Si dopants
in AlGaAs.40 The first four wafers feature an 80 nm
Si-doped AlGaAs modulation doping layer separated
from the 2DHG/2DEG by 35 nm of undoped AlGaAs,
the fifth features a Si-doping layer separated from the
2DHG/2DEG by 21 nm of undoped AlGaAs. These
heterostructures have typical carrier densities ∼ 1.3 ×
1011 cm−2 and mobilities 500, 000 cm2/Vs at tempera-
ture T = 300 mK. Devices were produced by standard
GaAs device processing methods and involved definition
of a Hall bar structure by wet etching, deposition and
annealing of Ohmic contacts and deposition of Ti/Au
gates and interconnects. Al2O3 insulated gate samples
feature a 20 nm Al2O3 layer deposited using atomic layer
deposition at 200◦C after Hall bar definition, with ac-
cess for Ohmic contacts provided using a buffered HF
etch. The polyimide insulated gate sample was produced
using photo-processable polyimide (HD Microsystems)
deposited after the Ohmic contact anneal. Sulfur pas-
sivation was performed immediately before gate depo-
sition by 2 min immersion in a 0.5% dilution of stock
(NH4)2Sx solution prepared by adding 9.62 g of elemen-
tal sulfur (Aldrich) to 100 mL of 20% (NH4)2S solution
(Aldrich). The passivation is performed at 40◦C and care
is taken to minimize air exposure between passivation
and gate/interconnect deposition. Electrical measure-
ments at T ≥ 4 K and T = 0.25 − 4 K were obtained
using a liquid helium dip-station and an Oxford Instru-
ments Heliox 3He cryostat, respectively. Standard two-
and four-terminal ac lock-in techniques were used to mea-
sure the conducting channel’s drain current Id, typically
with a 100 µV constant voltage excitation at 73.3 Hz ap-
plied to the source. The gate bias Vg was applied using
a Keithley 2400 source-measure unit enabling continuous
measurement of gate leakage current Ig down to 100 pA.
More complete details of heterostructure growth, device
fabrication and electrical measurement are given in Ap-
pendix A.
III. GATE LEAKAGE AND INSULATED GATE
DEVICE ON P-TYPE HETEROSTRUCTURES
A. Are Schottky-gates on p-type heterostructures
really inherently leaky?
A common explanation for instability and gate hystere-
sis in Schottky-gated p-type AlGaAs/GaAs heterostruc-
tures is charge leakage from the metal surface-gate into
the heterostructure when the gate is positively biased to
deplete the 2DHG. This often relies on the argument that
Schottky gates on p-type heterostructures are inherently
more leaky than on n-type heterostructures.26,27,31,41
Ref.27 suggests this occurs because: (a) GaAs surface
states cause the surface Fermi level to be pinned slightly
closer to the valence band than the conduction band,
making the Schottky barrier lower for p-type heterostruc-
tures,42 and (b) depletion of the hole gas requires the
Schottky gates to be forward biased. The latter argu-
ment is incorrect – depletion is a reverse bias process
whether the underlying structure is n-type or p-type; the
bias convention is reversed under an inversion in dop-
3FIG. 1. (color online) (a) Gate leakage current Ig on a log-
axis vs gate bias Vg for a Schottky-gated modulation-doped
p-type heterostructure. At positive Vg, Ig remains less than
50 pA up to Vg = +2 V, sufficient to achieve pinch-off for all
uninsulated gate devices studied. In an n-type heterostruc-
ture, gate leakage would normally occur at Vg = +0.68 V
(indicated by the arrow) and is suppressed for negative Vg.
(b) Channel current Id vs gate voltage Vg at six different gate
sweep rates for Device A. The horizontal arrows indicate the
direction of travel around the hysteresis loop.
ing type.43 The former argument requires caution for two
reasons. Firstly, in most heterostructures the GaAs cap is
intrinsic, and the dopants in the heterostructure, whether
n- or p-type, are in the AlGaAs layers more than 5 nm
beneath the surface. Hence the Schottky barrier is the
same for either doping type, suppressing any relative dif-
ference in gate leakage. Secondly, Schottky barrier mea-
surements are usually performed at T = 300 K, where
thermionic emission dominates any leakage current,42,43
whereas most quantum devices1–18,20–31,38,39 are studied
at T = 4 K, where thermionic emission is quenched due
to its exponential temperature dependence. This should
further suppress the leakage current difference between
Schottky gates on n- and p-type heterostructures.
Thus metal gates on p- and n-type heterostructures
should behave similarly at low temperature aside from
a sign-reversal in bias convention (forward/reverse). To
confirm this, Fig. 1(a) shows the gate leakage current
Ig versus gate bias Vg for a Schottky-gated p-type het-
erostructure (This data is presented on a linear Ig axis
for comparison in Appendix B). The gate begins to
pass significant current under forward bias conditions at
Vg ≅ −0.3 V. Under reverse bias, where 2DHG deple-
tion occurs, the leakage current gradually rises as Vg is
made increasingly positive, with Ig < 50 pA for the en-
tire range 0 < Vg < +2 V; this is sufficient to achieve
pinch-off in all of our uninsulated devices. In contrast,
a negative Vg, i.e., forward bias, produces strong gate
leakage at Vg ≅ −0.3 V. The misconception that Schot-
tky gates on p-type AlGaAs/GaAs heterostructures leak
at positive Vg may arise from the knowledge that Schot-
tky gates on n-type AlGaAs/GaAs heterostructures leak
for positive Vg & +0.68 V (indicated by the arrow in
Fig. 1(a)). Reverse bias leakage for n-type heterostruc-
tures usually does not occur until well beyond Vg = −2 V,
consistent with the reverse bias behavior for the p-type
heterostructure in Fig. 1(a). Despite this, Schottky gates
on n-type AlGaAs/GaAs heterostructures leak relatively
tiny amounts of charge under normal operation.44 This
was demonstrated by Pioro-Ladrie`re et al,45 using a de-
vice consisting of a small quantum dot, isolated from the
adjacent 2DEG, and coupled to a quantum point contact
(QPC) charge sensor (see Fig. 7 of Ref.45). The QPC
detects charge leaking from the Schottky gates forming
the dot, with extremely small leakage currents ∼ 10−20 A
observed. These tiny currents are often associated with
charge noise in n-type heterostructures,39,44,45 but are
not commonly known to produce strong gate hysteresis
in n-type heterostructures to the level seen in p-type de-
vices; the gates in electron devices are generally very sta-
ble (see Section IV-A). Given this, it is not possible using
Fig. 1(a) and the earlier discussion alone to definitively
rule out gate leakage as a possible cause of gate hystere-
sis/instability in p-type heterostructures. The ultimate
test, insulating the gates from the heterostructure, will
be presented in Section III-C; first we characterize the
hysteresis we observe in Schottky-gated 2DHGs.
B. Hysteresis in a Schottky-gated p-type
heterostructure
Device A has Ti/Au gates deposited directly on the
surface of 1-h. Figure 1(b) shows the measured drain
current Id versus gate voltage Vg from Device A at six Vg
sweep rates between 0 and 10 mV/s. Hysteresis occurs
for all Vg, but is most prominent for 0.1 < Vg < 0.5 V.
Note that Id reflects the channel conductivity, which can
vary due to changes in either carrier density or mobility.
Hall measurements with a small perpendicular magnetic
field applied versus Vg show a qualitatively identical hys-
teresis to that in Fig. 1(b), confirming that changes in
Id with Vg are predominantly density related. The di-
rection of travel around the hysteresis loop (indicated by
horizontal arrows in Fig. 1(b)) provides important clues
about the origin of the hysteresis. First, it allows the
4most obvious cause of apparent hysteresis: recording de-
lay in the measurement apparatus (sweep lag) to be ruled
out. Any delay on the upsweep to positive Vg causes a
given depletion to occur at a higher apparent Vg, on the
downsweep to Vg = 0, reaccumulation of carriers occurs
at a lower apparent Vg. The net result is a clockwise
hysteresis loop – the direction of travel in Fig. 1(b) is
clearly counterclockwise. Another key characteristic of
sweep lag is that the hysteresis is strongest where the
derivative dId/dVg is greatest. In Fig. 1(b) the hysteresis
is strongest where dId/dVg is the smallest (see Appendix
C). These two observations confirm that the hysteresis
is not an instrumental issue; it instead originates within
the device.
The effect of gate leakage depends on where the charge
leaks to. In an entirely dc measurement, charge leaking
directly to the 2DHG would add/subtract from the chan-
nel current. This would modify the Id-Vg characteristics
but should not produce hysteresis. Here we measure Id
using an ac lock-in technique; any gate leakage direct to
the 2DHG does not appear in the measured Id versus
Vg unless it is an ac current at the reference frequency.
An alternative is that charge leaks into trap states be-
tween the gate and 2DHG; this will produce hysteresis
if the trap time is not very small. Because a positive Vg
is applied to the gates to deplete the 2DHG, any charge
leaking from the gate will be positive, and its closer prox-
imity to the 2DHG will increase the depletion at a given
Vg on the downsweep. Similarly, for a 2DEG the leaked
charge will be negative, and it will also increase deple-
tion; this is what produces the downward steps in the
downsweep arm of the gate characteristics in Fig. 7(a)
of Ref.45. Returning our attention to holes, on the up-
sweep, reaccumulation in the 2DHG will be delayed by
the need for the trapped positive charge to dissipate.
This produces a clockwise hysteresis loop for holes, oppo-
site to that in Fig. 1(b) and consistent with our argument
in Section III-C below that gate leakage does not cause
the hysteresis. Note that gate leakage corresponds to an
counterclockwise hysteresis loop for electrons due to the
hysteresis loop mirroring about Vg = 0 for carrier sign
inversion; this is exactly the loop direction obtained in
Fig. 7 of Ref.45 where gate leakage does cause the hys-
teresis. The steps in Ref.45 arise from the high sensitivity
of their measurement configuration, single/few trap reso-
lution will not be observed in the large area gate devices
studied here. Note that the hysteresis loop for the hole
QPC in Ref.31 is counterclockwise, opposite the direction
expected for hysteresis due to gate leakage.
We will present a possible explanation for the counter-
clockwise loop direction in Section III-D, first, we con-
tinue towards ruling out gate leakage as the cause of the
hysteresis by looking at insulated-gate devices.
FIG. 2. (color online): (a) Channel current Id and (b) gate
leakage current Ig versus gate voltage Vg at three different
gate sweep rates for Device B (20 nm Al2O3 layer on 1-
h). Horizontal arrows indicate sweep direction. In (b) the
left/right axis and lower/upper data are for the up/down
sweep, respectively. Once Ig reaches 1 µA the gate voltage
source implements current limiting, holding Vg fixed. Hence
for Vg & +5.6 V the data in (a) should be considered as I
versus time t at fixed Vg, with each 0.2 V minor tick in Vg
corresponding to 80, 40 and 20 s for sweep rates of 2.5, 5 and
10 mV/s, respectively.
C. Hysteresis in an Al2O3 insulated-gate p-type
heterostructure
Figure 2(a/b) shows Id and Ig versus Vg for Device
B, with Ti/Au gates insulated by a 20 nm Al2O3 layer.
We would expect hysteresis to be heavily suppressed in
this device if it is caused by gate leakage. Instead the
hysteresis becomes stronger, and we need to drive Vg
to Al2O3 insulator breakdown to even approach pinch-
off. A higher pinch-off voltage is expected; Device B has
increased gate-2DHG separation and an extra dielectric
layer. We find a conversion factor V Insg = 1.21Vg relat-
ing the insulated and uninsulated gate biases V Insg and Vg
using a parallel-plate capacitor model, assuming GaAs,
AlGaAs and Al2O3 dielectric constants of 12.9, 12.0 and
9.3, respectively. It is clear from Figs. 1(b) and 2(a) that
the shift in pinch-off bias from +0.77 V to +5.8 V, i.e.,
by a factor of 7.53, far exceeds that expected from sim-
ply adding 20 nm of Al2O3. To confirm that Device B’s
large pinch-off voltage is not a fabrication problem, we
measured a second device differing only in top-gate pat-
tern/area (see Appendix D). This gave similar behavior,
with a large Vg ∼ +5 V required to achieve even modest
depletion (∼ 22% reduction in Id).
The features in Figs. 1(b) and 2(a) are qualitatively
identical, but we highlight two places where the quan-
titative differences are substantial. Firstly, the current
plateau at intermediate Vg is much longer for Device B,
5delaying pinch-off accordingly. This creates the illusion
that the initial drop in Id in the upsweep is steeper; the
opposite is true with the initial drop in Fig. 1(b) com-
plete by Vg = +0.1 − +0.2 V whereas the same drop
in Id takes Vg = +0.4 − +0.6 V in Fig. 2(a). Secondly,
there is a distinct asymmetry in the sweep-rate depen-
dence of upsweeps and downsweeps: the upsweep path
depends heavily on sweep-rate while the downsweep path
is largely independent of sweep-rate. This is also evident
in Fig. 1(b), but is heavily exacerbated by the Al2O3
layer.
The insulator-semiconductor interface can have a rad-
ical effect on performance in devices with a shallow con-
ducting channel.38,46–48 Oxide insulators are particularly
troublesome due to high interface trap densities; improve-
ment is often obtained using polymeric insulators e.g.,
polyimide.49 To explore this we studied Device C, which
features gates insulated with 140 nm of polyimide. This
gave qualitatively similar results to Device B (see Ap-
pendix D). Pinch-off cannot be achieved in Device C ei-
ther, largely due to the much lower breakdown voltage
Vg & +2.8 V for the polyimide layer. At breakdown, I
has only fallen by ∼ 20% of its Vg = 0 value.
D. Possible explanations for this form of hysteresis
A possible explanation for an counterclockwise hystere-
sis loop and its particular shape in Fig. 1(b) is the gradual
population/depopulation of a layer of net negative charge
between the gate and 2DHG (n.b., the charge on the gate
is positive, this cannot be gate leakage). On the upsweep,
the positive Vg places positive charge on the gate, and
this ideally results in depletion of the 2DHG (i.e., reduced
carrier density). But, if adding positive charge to the gate
instead results in net negative charge accumulation be-
tween gate and 2DHG, then depletion stalls, producing
a reduced transconductance |dId/dVg| and perhaps even
an Id plateau. The link between a plateau in Id versus Vg
and stalling of 2DHG depletion was confirmed by a cor-
responding plateau in Hall measurements of the 2DHG.
If the capacity for net negative charge accumulation is
finite, depletion eventually resumes, leading to pinch-off
(Id = 0). On the downsweep, positive charge is gradually
removed from the gate, leading to 2DHG repopulation
and loss of the accumulated net negative charge. If the
net negative charge is held in deep trapping sites, its loss
may be very slow. Repopulation of the 2DHG will occur
first, producing a rapid rise in Id to a level close to its
initial value at Vg = 0, followed by a long current plateau
extending to Vg = 0 as the net negative charge is lost.
An immediately obvious mechanism is charge trapping
by surface states; it is well-known in both oxide-insulated
III-V FETs46,47 and organic semiconductor FETs.48 An-
other possible mechanism is charge migration in the
modulation-doping layer. Here the use of ‘net’ charge ac-
cumulation is deliberate and important. Silicon donors
in the AlxGa1−xAs modulation doping layer of an n-type
heterostructure can take two different configurations: a
shallow hydrogenic donor occupying a Ga site, or for
x > 0.2, a metastable donor where the Si atom is dis-
placed into an interstitial position along the 〈111〉 direc-
tion by lattice distortion.50 The DX centers act as deep
traps; when the device is cooled below ∼ 120 K, the
DX centers capture free electrons in the doping layer to
become DX−, locking some fraction of the remaining hy-
drogenic donors in a positive charge state. This ‘freezing’
dopant layer charge is vital to the stability and repro-
ducibility of the electronic properties of devices based
on Si-doped n-type AlGaAs/GaAs heterostructures at
low temperatures.37,51,52 Comparatively little is known
about the defect physics of Si dopants in (311)-oriented
p-type AlGaAs/GaAs heterostructures. In addition to
acting as a simple substitutional acceptor by occupying
an As site, Si has also been suggested to form an accep-
tor complex/deep trap known as Si-X.53 Initial studies53
suggested that Si-X consisted of a SiAs acceptor adja-
cent to a Ga site vacancy VGa (subscript denotes site
occupied). Raman and IR spectroscopy regarding the
existence of Si-X in heavily Si-doped (311)A GaAs layers
is controversial, with data suggesting that it does54 and
does not55 exist. Further work, suggested modified struc-
tures for Si-X, first as a VGa-SiAs-AsGa complex,
56,57
later ruled out in favor of a perturbed SiGa-VGa cen-
ter.58,59 These studies were all for GaAs; the existence
and properties of Si-X-like complexes in Al0.33Ga0.67As
is unknown. We comment further on possibilities for Si
acceptor complexes and deep traps in Section VI.
Returning to hysteresis mechanisms, if the dopant
layer traps are shallow or thermal energy is sufficient for
a high detrapping rate, charge can migrate in response to
the balance of charge between the gate and 2DHG. For
example, when Vg = 0 it is energetically more favorable
for the 2DHG side of the doping layer to be net negative
and the gate side net positive. At pinch-off, the posi-
tively charged gate and depleted 2DHG favour the op-
posite (2DHG side net positive/gate side net negative).
This gate-induced ‘tidal flow’ of doping layer charge is
equivalent to negative charge accumulation between gate
and 2DHG towards generating an counterclockwise hys-
teresis loop, as demonstrated in Section V.
IV. THE INFLUENCE OF THE
HETEROSTRUCTURE SURFACE
A. Hysteresis in Schottky and insulated gate
devices on matched n-type heterostructures
To better understand the comparative behavior of De-
vices A and B, we prepared Devices D and E on 1-e: De-
vice D has no Al2O3 layer, Device E has a 20 nm Al2O3
layer grown simultaneously with that in Device B. Fig-
ures 3(a/b) present the electrical characteristics for De-
vices D and E. In each case the apparent hysteresis is
minimal and the loop direction is consistent with sweep
6FIG. 3. (color online): Channel current Id vs gate voltage
Vg for devices (a) without (Device D) and (b) with a 20 nm
Al2O3 gate insulator (Device E) on 1-e. The inset to (b)
shows a close up of the data in the main panel to highlight
the hysteresis. The arrows indicate hysteresis loop direction.
The purple dot-dashed lines are guides to the eye highlighting
the low-bias non-linearity.
lag (n.b., reflection of gate characteristics about Vg = 0
due to sign-inversion reverses loop direction – for elec-
trons sweep lag goes counterclockwise). On its own, the
lack of device-induced hysteresis in Devices D and E does
not allow us to pinpoint the origin of the hysteresis solely
to surface-states or charge migration, as the shift from 1-
h to 1-e entails a change in both the surface orientation
and the dopant physics. While the (100) GaAs surface
consists only of double-dangling bonds, the (311) surface
contains equal densities of single- and double-dangling
bonds.60
Figure 3 has two notable features: the first is pinch-off
bias, which increases from −0.20 V to −0.50 V upon ad-
dition of the Al2O3 layer. This 2.5× increase in pinch-off
bias is less than the 7.53× found for holes, but more than
double the 1.21× expected from a parallel-plate capacitor
model. The second feature is the distinct non-linearity
in Id versus Vg at low bias in Device E. Although this
low bias behavior in Fig. 3(b) looks different to that in
Fig. 2(a), in both cases it represents a reduced depletion
rate for a given change in gate bias, and may have sim-
ilar origin. A comparison of Figs. 3(a) and (b) suggests
the low-bias non-linearity arises from the Al2O3 layer;
we believe it is caused by competition between the filling
of surface states and 2DEG depletion. This hypothesis
is further supported by extrapolating the linear trend at
moderate Vg to lower Vg, as per the purple dot-dash lines
in Fig. 3(a/b). The vertical purple arrows indicate where
the low-bias non-linearity ends; 0.16 V and 0.184 V to the
right of pinch-off in Fig. 3(a) and (b), respectively. The
latter is 1.15× the former, very close to the 1.21× ex-
pected with the Al2O3 layer. The 5% difference between
the actual value of 0.184 V for Device E and the expected
value of 0.194 V is well explained by the 5% difference
in measured Vg = 0 carrier density between Devices D
and E. The findings above suggest that most 2DEG de-
pletion occurs in the linear region in Fig. 3(a/b), with
surface-state filling dominant for Vg & −0.04 V in De-
vice D and Vg & −0.32 V in Device E. Another way to
envision this is as threshold voltage shift induced by the
surface-states; as per oxide-insulated III-V FETs46 and
organic semiconductor FETs.48 A final point of note is
that the data in Fig. 3(a) is not linear all the way to
Vg = 0. This suggests surface-states have a measurable
impact on Schottky-gated devices also. This is not sur-
prising; one naturally expects a finite surface-state den-
sity for uninsulated GaAs surfaces also.
B. Sulfur passivation of Schottky-gated p-type
heterostructures
One approach to reducing the surface-state density is
chemical passivation, the aim being to remove the na-
tive oxide and covalently satisfy all of the Ga- and As-
dangling bonds. This ideally shifts the surface-states
out of the band-gap and into the valence or conduc-
tion bands.33,61 Passivation is commonly achieved us-
ing aqueous and alcoholic chalcogenide solutions, partic-
ularly those containing sulfur e.g., Na2S
32 or (NH4)2S.
33
A comprehensive review of chemical passivation of III-V
surfaces is provided by Lebedev.34
The best approach to sulfur passivation involves dif-
ficult decisions amongst competing benefits. For exam-
ple, while Na2S treatment produces a surface passivation
that is more robust to light/oxygen than (NH4)2S treat-
ment,62 the latter produces surfaces with less O, more S
and no traces of Na.63 Alcoholic solutions are more effec-
tive than aqueous solutions,64 but alcoholic solutions are
incompatible with photolithography resist, making them
difficult it implement with patterned gates.35 The pas-
sivation treatment used here results from an extended
study of different approaches to sulfur passivation of
patterned-gate hole devices that will be reported else-
where.35
Figure 4(a/b) shows gate hysteresis data from passi-
vated devices on 1-h (Device F/G). We usually obtain
data like that in Fig. 4(a) on including sulfur passiva-
tion in the fabrication process; pinch-off voltages between
7FIG. 4. (color online): Channel current Id vs gate voltage
Vg for (a) Device F on 1-h and (b) Device G on 1-h with
sulfur passivation. The data in (a) is what we typically obtain
with sulfur passivation, even with different treatments.35 The
data in (b) is a repeatable measurement, but to date, a non-
reproducible device. We are still working to establish reliable
conditions that produce this outcome. The solid black and
dashed blue traces were obtained at sweep rates of 10 and
2.5 mV/s. The arrows indicate hysteresis loop direction.
+0.57 and +0.92 V are typically obtained depending
on the treatment formulation.35 The Device G data in
Fig. 4(b) represents an isolated instance where elimina-
tion of the current plateaus and a much lower pinch-off
voltage +0.27 V was observed. Note that a small coun-
terclockwise hysteresis loop remains, consistent with that
obtained when we examine the hysteresis generated by
charge reorganization in the dopant layer in Section V.
It is also consistent with the hysteresis we observe at
T < 300 mK and the data in Ref.31. Caution is needed
with Fig. 4(b) because although the measurement itself
is repeatable, i.e., if we remeasure this device we get the
same result, after several months work we are unable to
produce another device showing the same behavior. The
loss of the current plateaus in Fig. 4(b) bears further
discussion. Comparing with Fig. 4(a) and earlier data,
Device G pinch-off occurs before the current plateau nor-
mally begins. The initial depletion is very strong com-
pared to the other devices; by Vg = +0.25 V the current
has dropped to zero as opposed to the 30 − 50% found
in other devices without the Vg = 0 conductivity being
significantly less than normal. The very similar Id at
Vg = 0 for Devices F and G shows that the radically dif-
ferent pinch-off voltages are not due to a correspondingly
large difference in Vg = 0 carrier density. Although the
rapid initial depletion in Device G shows a strong reduc-
tion in the effect of the surface states on Id versus Vg, it is
unclear this requires a major change in the surface state
spectrum. A reduction in surface state density in the tail
of the distribution causing the current plateau may suf-
fice to ensure that depletion is completed before current
plateau onset, giving the radical difference in pinch-off
voltage between Devices F and G.
Putting Device G aside momentarily, our work sug-
gests that passivation does little to reduce the hystere-
sis.35 An apparent initial explanation is that the passiva-
tion solution is ineffective on (311) surfaces – there are
no prior studies on this GaAs surface, development has
focussed on the more commonly used (100), (110) and
(111) surfaces.34 We have performed comparative stud-
ies of the efficacy of sulfur passivation on (100) and (311)
GaAs surfaces using photoluminescence measurements,65
and find similar improvement in photoluminescence yield
for both surfaces.35 Thus, while it is evident that passi-
vation significantly affects the surface states, as expected
from earlier work,32,33,61–65 this does not translate into a
substantial change in the observed hysteresis. A possible
explanation is that the single-dangling bonds present on
the (311) surface interrupt the surface chemistry, reduc-
ing passivation treatment effectiveness. The importance
of dangling-bond presentation to surface chemistry is well
known; for example, it affects the incorporation probabil-
ity of Si into Al/Ga sites versus As sites during growth.66
XPS studies show that ammonium sulfide treatment of
(100) GaAs surfaces leads to disulfide bridges between
adjacent surface As atoms.62 It would be interesting to
investigate whether this changes for the (311) surface;
the corresponding effect on surface-state spectrum could
be established using deep level transient spectroscopy
(DLTS).65 A focused surface chemistry study may ul-
timately reveal a passivation formulation that produces
the improvement found for Device G consistently.
Device G shows that passivation does not eliminate
the hysteresis entirely and that surface-states are not
the whole story. There is additional data supporting
this, for example: the addition of the Al2O3 layer to
a (100)-oriented n-type heterostructure (Fig. 3) causes a
threshold shift consistent with a large change in surface-
state spectrum but does not introduce hysteresis; yet hys-
teresis is reported for (100)-oriented p-type heterostruc-
tures27,28,31 with a loop direction (counterclockwise) con-
sistent with our observations. These results suggest that
dopants also play a role in the hysteresis; we now explore
this possibility.
V. EVIDENCE FOR THE ROLE OF DOPANTS
The key to the remarkable stability and performance of
n-type AlGaAs/GaAs heterostructures is the DX center,
a deep trap consisting of a lattice-distorted SiGa site.
36 If
an n-type heterostructure is warmed above ∼ 120 K, the
DX centers begin releasing their electrons allowing the
8doping layer charge distribution to change.37,50,51 This
provides an ideal system for studying whether charge
motion in the doping layer generates hysteresis similar
to that observed for p-type heterostructures. Gate hys-
teresis data from Device D at T = 120 and 130 K is
shown in Figure 5(a/b). The 120 K data looks like an
intermediate between that in Fig. 3(a) and Fig. 3(b);
the pinch-off voltage is slightly higher (−0.3 V rather
than −0.2 V) due to the increased temperature. While
the apparent hysteresis in Fig. 3 runs counterclockwise,
indicative of sweep-lag, the hysteresis in Fig. 5(a) runs
clockwise, the direction corresponding to that observed
in p-type heterostructures. The hysteresis becomes more
pronounced at 130 K and its shape is interesting. As
Fig. 5(c) illustrates, if one takes the characteristic shape
obtained for holes, e.g., Fig. 1(b), removes the current
plateaus (green dotted segments), closes the gap and mir-
rors about Vg = 0 to account for carrier charge inversion,
then a hysteresis loop with the same shape as that in
Fig. 5(a) is obtained. The loss of the current plateaus is
consistent with the lack of hysteresis in Fig. 3(a/b). This
suggests the current plateaus are specific to holes, and
likely a surface-state effect, consistent with Figs. 2 and
4(b). A notable feature of Fig. 5(a) is that the slow cycle
(dashed blue trace) has a much higher pinch-off voltage
than the fast cycle (solid black trace); this also occurs for
p-type heterostructures at T < 1 K, as discussed below.
Unfortunately, the gates in Device D begin to leak di-
rectly to the 2DEG for T > 130 K, preventing higher
temperature measurements. To go higher in T and fur-
ther explore this behavior, we performed the same study
using Device E (Fig. 5(d-g)). Starting at T = 110 K, no
hysteresis appears; the data resembles that in Fig. 3(b)
from Device D, albeit with a slightly higher pinch-off volt-
age. As T is increased very similar hysteresis to that in
Device D emerges for T > 120 K. The pinch-off volt-
age increases markedly with T , this limited the measure-
ments to T ≤ 140 K. Beyond this, the pinch-off voltage
exceeds Al2O3 layer breakdown causing gate leakage. De-
vice E gives similar results to Device D, both in terms of
the overall hysteresis loop shape and direction of travel,
and the trend for higher pinch-off voltage at lower sweep-
rate.
In Fig. 6(a-h) we show the corresponding behavior for
holes. As T is reduced from T = 4.5 K to T = 260 mK,
two obvious changes result: first, the current plateau
shortens and drops to lower Id. The plateau shorten-
ing and lowering are linked – if plateau onset shifts to
higher Vg then the low Vg depletion proceeds further be-
fore the plateau appears. Second, for T < 1.14 K the
pinch-off voltage for the slow trace significantly exceeds
that for the fast trace. A careful inspection of Figs. 6(c-e)
reveals that this caused by loss of the fast trace current
plateau, while the slow trace current plateau remains un-
til T < 260 mK. For the fast trace hysteresis loop at
T < 1.14 K, the hysteresis remains despite the loss of the
current plateau and strongly resembles that in Fig. 5 and
4(b). This behavior clearly indicates that two processes
FIG. 5. (color online): (a,b) Channel current Id vs gate volt-
age Vg for Device C on 1-e without Al2O3 at T = (a) 130 K
and (b) 120 K. (c) A schematic illustrating an evident rela-
tionship between the hysteresis loop shape in hole (left) and
electron devices (right), as discussed in the text. (d-g) I vs
Vg for Device D on 1-e with a 20 nm Al2O3 layer at T =
(d) 140 K, (e) 130 K, (f) 120 K, and (g) 110 K. In (a,b,d-g)
the solid black and dashed blue traces were obtained at sweep
rates of 10 and 2.5 mV/s. The arrows indicate hysteresis loop
direction.
are involved in generating the hysteresis – surface-state
trapping and charge redistribution amongst the dopants
– each with different time and energy scales. Attributing
the current plateau to surface state trapping, it appears
that the surface-states ‘freeze out’ at T < 1 K leaving
the dopant effects behind. This might explain the lack
of hysteresis in the HfO2-insulated hole QPC studied by
Csontos et al31 compared to our Al2O3 device (Fig. 2).
The data shown in Fig. 3(a) of Ref.31 was obtained at
T = 100 mK; here the surface-state component of the
hysteresis is likely quenched leaving only the hysteresis
due to charge migration in the doping layer. This is
9FIG. 6. (color online): Channel current Id versus gate voltage
Vg for Device F on 2-h without Al2O3 at T = (a) 4.5 K and
(b) 3.0 K, (c) 1.45 K, (d) 1.14 K, (e) 790 mK, (f) 500 mK,
(g) 300 mK and (h) 260 K. (i) Id versus Vg for Device H on
the δ-doped heterostructure 3-h without Al2O3/passivation
at T = 4 K. The solid black and dashed blue traces were
obtained at sweep rates of 10 and 2.5 mV/s. The arrows
indicate hysteresis loop direction.
why the hysteresis occurs primarily closer to pinch-off,
consistent with Fig. 4(b) where surface-state hysteresis
also appears to be quenched. The hysteresis loop direc-
tion in Ref.31 is consistent with this explanation; data at
higher T for this device would be enlightening. To further
demonstrate the influence of dopants in the hysteresis we
discuss one final device. In Figure 6(i) we present hystere-
sis data from Device H, made on the δ-doped heterostruc-
ture 3-h with Schottky-gates on an unpassivated surface.
The key difference is that the dopants only have a vertical
spread< 5 nm in Device H, compared to ∼ 80 nm for De-
vices A-G. The 2DHG is closer to the surface (47 nm for
3-h versus 120 nm for 1-h) and the 5 nm GaAs cap in 3-h
is Si doped unlike heterostructures 1 and 2. Doping of the
cap is normally performed to improve ohmic contact for-
mation; however, the doping level is necessarily limited
to prevent shorting of gates and Ohmic contacts. Com-
paring Fig. 6(i) with Fig. 5(a/b) there are two notable
differences. First and foremost, the hysteresis loop’s ver-
tical extent is reduced from 42% to 17%. This reduction
is likely due to the > 16-fold reduction in dopant layer
spread for Device H. Second, the pinch-off voltage and
width of the current plateau are increased. A cap doping
of ∼ 1 − 2 × 1018 cm−3 corresponds to replacing only
roughly 1 in every 220, 000 surface atoms with Si. Con-
sidered alongside the sulfur passivation results, the cap
doping is unlikely to be the dominant cause for the in-
crease in current plateau width. It is more likely that
the shallower 2DHG in 3-h exacerbates the surface-state
contribution to the hysteresis. This would be consistent
with scattering studies in shallow undoped n-type het-
erostructures where the surface-charge scattering contri-
bution increased with reduced 2DEG depth.38
VI. CONCLUSIONS
We set out to identify the exact origin of the gate
hysteresis in p-type AlGaAs/GaAs heterostructures –
several divergent explanations exist in the literature
and a better understanding will enable development
of low-dimensional hole devices with improved stabil-
ity/performance. A commonly accepted explanation
is that gates on p-type heterostructures are inherently
leaky. We show that this not the case; Schottky gates on
p-type heterostructures are not significantly more leaky
than Schottky gates on n-type heterostructures under re-
verse bias conditions. Hysteresis due to gate leakage in
p-type heterostructures should give a clockwise hystere-
sis loop and the hysteresis we observe runs counterclock-
wise. We also find that the hysteresis becomes drasti-
cally worse rather than much better if the gates are insu-
lated. We note that hysteresis was also still observed in
QPCs with HfO2-insulated gates on C-doped p-type het-
erostructures,31 despite these producing improved tun-
ability compared to equivalent Schottky-gated devices.
The direction of the hysteresis loop in Ref.31 is coun-
terclockwise and is inconsistent with gate leakage. The
measurements by Csontos et al were obtained at very
low temperature T ∼ 100 mK and based on our data,
we propose that this hysteresis may be due to charge
redistribution in the dopant layer.
Our work focussed on the investigation of devices with
insulated/uninsulated gates on custom-grown, matched
10
electron and hole heterostructures. This relies on Si be-
ing an n-type dopant on (100) substrates and a p-type
dopant on (311)A substrates.40 Despite the strong hys-
teresis in p-type devices at T = 4 K, we observe no
hysteresis in n-type devices until the temperature ex-
ceeds T = 120 K, where the Si DX centers in the n-
type heterostructure begin to detrap and migration of
charge within the doping layer occurs.37,50–52 The hys-
teresis that emerges at T > 120 K for electrons bears
a strong resemblance to that in holes at lower tempera-
tures, particularly at T < 1 K, where the current plateau
at intermediate Vg drops to Id ∼ 0 and is quenched. This
correspondence, and the lack of hysteresis for electrons
at T ∼ 4 K, strongly suggests that surface states are not
the sole cause of the hysteresis; migration of charge in
the dopant layer is likely involved as well. We return to
surface states following a discussion of dopants.
Comparatively little is known about the physics of
Si acceptors in (311)A heterostructures. Although Si
clearly acts as a substitutional acceptor, the presence
and properties of acceptor complexes such as Si-X is de-
bated.53–59 Our data cannot provide insight at the atomic
level, but there are clearly no acceptor sites in a p-type
heterostructure’s doping layer that act like the deep-
trapping DX centers in n-type heterostructures. Regard-
ing Si-X specifically, we can draw two conclusions: If
Si-X exists in Al0.33Ga0.67As in (311)A heterostructures,
then it must be a very shallow trap (more than 100 times
shallower than DX) if present at high density, and only
a deep-trap if it is present at such low density that it
cannot ‘freeze’ the doping layer’s charge configuration.
While the lack of DX-like deep traps answers the obvi-
ous question of why p-type heterostructures are so unsta-
ble/hysteretic under gating, it is interesting to invert the
thinking and consider instead why n-type heterostruc-
tures are often so impressively stable. The answer is
clear – the deep-trapping DX centers ‘lock down’ the vast
majority of free charge in the dopant layer – but inspi-
rational: One way to stabilize modulation-doped p-type
heterostructures may be to deliberately poison the mod-
ulation doping layer with deep trapping sites, perhaps
by engineering the growth conditions to obtain a high
density of deep-trapping Si acceptor complexes, or fail-
ing that, by co-doping with transition metal impurities,
e.g., Cu, Fe, Ni or Zn.67–69 Cu is probably more optimal
than Fe or Ni, which may bring magnetic side-effects,
and Zn, which is a rapid diffuser in GaAs and may be
incompatible with Ohmic contact formation.
The changes in hysteresis obtained by changing in-
sulator composition or surface passivation are small
compared to the differences arising between the pres-
ence/absence of a gate insulator. One possible expla-
nation is that the metal/GaAs interface quenches the
surface-state density, either chemically by forming Ti-
O-Ga or Ti-O-As bonds (or Ti-S-Ga or Ti-S-As bonds),
or physically by providing a nearby high electron density
that partially screens the surface states.70,71 This is in
the same spirit as the addition of a doping layer to com-
pensate the surface-states in ultra-high mobility n-type
AlGaAs/GaAs heterostructures.72,73 This idea could be
applied here with the lightly-doped cap in 3-h replaced
by adding a uniformly doped layer between the cap and
modulation-doping for surface-state compensation.
Another alternative is to abandon Schottky-gates
and use a degenerately-doped cap as a semiconductor
gate.74–77 This effectively places the gate underneath the
semiconductor surface, enabling the gate to screen the
2DHG from the surface-states. Indeed, this explains the
high stability and lack of hysteresis in undoped p-type
semiconductor-insulator-semiconductor field-effect tran-
sistor (SISFET) devices.17,77–80 There both hysteresis
contributions are dealt with – the modulation doping is
removed and the gate screens the surface-states. Given
the success of undoped SISFETs, one might ask: Why
bother making semiconductor-gated modulation-doped
devices? In undoped SISFETs it is essential that the gate
overlaps the Ohmic contacts; this makes fabrication more
difficult and lowers yield.76 This overlap is unnecessary
in modulation-doped devices. Hence, if the doping layer
charge migration issue described earlier can be success-
fully overcome, modulation-doped semiconductor-gated
structures may provide a formidable platform for study-
ing low-dimensional hole devices.
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Appendix A: Detailed Materials and Methods
Experiments were performed on five separate Al-
GaAs/GaAs heterostructures grown by molecular beam
epitaxy (MBE), denoted 1-e, 1-h, 2-e, 2-h and 3-h. The
first four were produced in two separate growth runs,
each performed onto side-by-side halves of 2” diame-
ter semi-insulating GaAs substrate, one (100)-oriented
and the other (311)-oriented, to give ‘matched’ electron
(-e) and hole (-h) heterostructures, respectively. Pro-
duction of electron and hole heterostructures in a single
growth is enabled by the facet-specific amphoteric nature
of Si dopants in AlGaAs (n-type on (100) and p-type
on (311))40. Both growth runs have a nominally iden-
tical epilayer structure, the active region consisting of
650 nm undoped GaAs, 35 nm undoped Al0.34Ga0.66As,
80 nm Si-doped Al0.34Ga0.66As and a 5 nm undoped
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GaAs cap. The δ-doped wafer 3-h begins with 689 nm
undoped GaAs and 21 nm undoped Al0.33Ga0.67As grown
at 690◦C. Growth is then interrupted and the substrate
cooled to 580◦C. The Si source is opened for 180 s
and then 5 nm of undoped Al0.33Ga0.67As is grown.
Growth is interrupted again to return the substrate to
690◦C before finishing the device with 16 nm of undoped
Al0.33Ga0.67As and a 5 nm GaAs cap. The devices have
typical carrier densities ∼ 1.3×1011 cm−2 and mobilities
500, 000 cm2/Vs at temperature T = 4 K; see Table I for
specific values for each heterostructure at T = 300 mK
using four-terminal Shubnikov-de Haas and Hall resistiv-
ity measurements. All measurements were performed in
the dark. Details for each of the eight devices studied are
presented in Table II.
Hall bars with a 140 nm high mesa were produced using
photolithography and a 2 : 1 : 20 buffered HF:H2O2:H2O
wet etch. The buffered HF solution is 7 : 1 NH4F:HF.
The photolithographically defined Ohmic contacts con-
sist of 150 nm AuBe alloy for p-type contacts and a stack
containing 5 nm Ni, 35 nm Ge, 72 nm Au, 18 nm Ni and
50 nm Au for n-type contacts. Contacts were annealed at
490◦C for 90 s (p-type) and 430◦C for 30 s (n-type). The
photolithographically defined gates consist of 20 nm Ti
and 100 nm Au deposited after the ohmic contact anneal.
Figure 7(a) shows an optical micrograph of a completed
device.
Al2O3 insulated gate samples were produced by adding
the following steps between mesa etch and ohmic contact
metallization. A 20 nm Al2O3 layer was deposited us-
ing (CH3)3Al and H2O gaseous precursors at 200
◦C in a
Cambridge Nanotech Savannah 100 Atomic Layer Depo-
sition (ALD) system. Access to the heterostructure for
the ohmic contacts was obtained by a 60 s buffered HF
etch (7 : 1 NH4F:HF in H2O) following photolithographic
definition of the contact regions and prior to metalliza-
tion. In the absence of H2O2 this etch self-terminates,
stripping the native GaAs surface oxide in the process.
The openings in the Al2O3 layer are visible optically
(Fig. 7(b)), but are clearer using scanning electron mi-
croscopy (Fig. 7(c)). Although traces of residual oxide
remain, they do not adversely affect ohmic contact for-
mation.
The polyimide insulated gate sample was produced
with an added step between the ohmic contact anneal and
gate deposition. A 140 nm layer of patterned polyimide
is obtained by spin-coating a diluted mixture (1:1.4)
of photo-processable polyimide (HD Microsystems HD-
4104) in thinner (HD Microsystems T-9039), performing
a 65◦C soft-bake for 90 s, exposing/developing aligned
ohmic contact openings, and finishing with a 250◦C hard-
bake for 60 min under 1 atm N2.
The sulfur passivation treatment was performed im-
mediately before gate deposition. A stock solution of
(NH4)2Sx was prepared by adding 9.62 g of elemental
sulfur (Aldrich) to 100 mL of 20% (NH4)2S solution
(Aldrich) and mixing until completely dissolved. The
passivation solution was a 0.5% dilution of the stock so-
FIG. 7. (color online): (a) Optical micrograph of a com-
pleted device with 10 ohmic contacts (three at each end and
four near the middle) and a single top-gate covering the mid-
section of the Hall bar with interconnects at top and bottom.
The remaining four metal gates were not used. (b) Nomarski
phase-contrast optical micrograph showing four etched pene-
trations (off-white) in the 20 nm Al2O3 layer (pink) obtained
using a buffered HF etch. These correspond to the four cen-
tral ohmic contacts in (a). (c) Scanning electron micrograph
of the etch penetration (dark) in the Al2O3 layer (light) for
the ohmic contact at the far right of the Hall bar in (a). (b)
and (c) were obtained after the buffered HF etch and before
ohmic metallization.
lution in deionized water (Millipore). Passivation was
performed by immersion for 2 min in 3 − 5 mL of passi-
vation solution heated to 40◦C in a water bath, followed
by a deionized water rinse. The sample is stored under
deionized water during transfer to the vacuum evapora-
tor. The total time between passivation and sample at
vacuum was < 30 min, with the sample exposed to air for
no longer than a few minutes during evaporator loading
and pump-down.
Electrical measurements at T ≥ 4 K were obtained us-
ing a liquid helium dip-station, with T > 4 K achieved
using the natural stratification of the He atmosphere in-
side the dewar. Data at 0.25 − 4 K was obtained using
an Oxford Instruments Heliox 3He cryostat. Standard
two- and four-terminal ac lock-in techniques were used
to measure the conducting channel’s drain current Id,
typically with a 100 µV constant voltage excitation at
73.3 Hz applied to the source. Pinch-off (i.e., Id = 0)
is interpreted as Id < 10 pA; this triggers the software
to commence the downsweep to avoid pointlessly driving
the device beyond pinch-off. The gate bias Vg was ap-
plied using a Keithley 2400 source-measure unit enabling
continuous measurement of gate leakage current Ig down
to 100 pA. This instrument has a built-in current limiter,
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TABLE I. The Bochum wafer number, electron/hole density and mobility for the five AlGaAs/GaAs heterostructures studied
at T ∼ 300 mK.
Heterostructure Bochum Wafer Number Carrier Density (cm−2) Mobility (cm2/Vs)
1-e 13473-e electrons 1.20 × 1011 640, 000
1-h 13473-h holes 1.94 × 1011 805, 800
2-e 13516-e electrons 1.46 × 1011 345, 000
2-h 13516-h holes 1.64 × 1011 1, 030, 000
3-h 13483-h holes 1.74 × 1011 1, 250, 000
TABLE II. Details for the 8 devices studied. Mod = Modu-
lation doped, δ = delta-doped
Device Heterostructure Doping Insulator Passivation
A 1-h Mod No No
B 1-h Mod Al2O3 No
C 2-h Mod Polyimide No
D 1-e Mod No No
E 1-e Mod Al2O3 No
F 1-h Mod No Yes
G 1-h Mod No Yes
H 3-h δ No No
FIG. 8. (color online): Gate leakage current Ig on a linear axis
vs gate bias Vg for a Schottky-gated modulation-doped p-type
heterostructure. The data matches that shown in Fig. 1(a).
At positive Vg, Ig remains less than 50 pA to Vg = +2 V,
sufficient to achieve pinch-off for all uninsulated gate devices
studied. In an n-type heterostructure, gate leakage would
normally occur at Vg = +0.68 V (indicated by the arrow)
and is suppressed for negative Vg.
with Vg curtailed to keep Ig at a specified limit even if a
higher Vg if requested.
Appendix B: Leakage characteristics of Schottky
gates on p-type heterostructures
Figure 8 shows the data in Fig. 1(a) plotted on a linear-
linear scale for comparison. The gate leakage current Ig
is < 50 pA for the entire range 0 < Vg < +2 V.
FIG. 9. (color online): (a) The hysteresis loop vertical extent
Idown − Iup and (b) the numerical transconductance dI/dVg
for the upsweeps vs gate voltage Vg. The traces in (b) are
sequentially offset vertically by +0.05 with increasing sweep
rate for clarity.
Appendix C: Analysis of the hysteresis in Fig. 1(b)
Figure 9 shows the vertical extent of the hysteresis loop
and the slope of the upsweeps versus Vg. The slope curves
for the down sweeps are very similar to those in Fig. 9
except there is less structure at low Vg and the peak at
higher Vg is sharper and shifted to more positive Vg. If
the hysteresis is caused by sweep lag, one would expect
the maximum vertical extent in the hysteresis to coincide
in Vg with the maximum slope dI/dVg. This is clearly not
the case, supporting our assessment that the hysteresis
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FIG. 10. (color online): Channel current I vs gate voltage Vg
for 22 hysteresis loop sweeps of Device B2. The first sweep is
show in blue, the 2nd to 22nd sweeps evolve continuously in
color from green to magenta. The sweep rate in each case is
5 mV/s. The points of discontinuity at high Vg are where gate
voltage current limiting comes on/off for the up/downsweep.
is not caused by sweep lag.
Appendix D: Reproducibility of the hysteresis result
from Device B – Polyimide insulated gate on a
p-type heterostructure
Figure 10 shows hysteresis loop data for Device B2,
which is nominally identical to Device B aside from a
change in the gate design used. The gate in Device B2
covers less area. In both cases the gate does not extend
to the edges of the Al2O3 layer; hence in neither case
is leakage by proximal direct shorting between gate and
ohmic contact. The characteristics are very similar to
those in Device B, and the breakdown voltage is of a
similar magnitude ∼ 5 V. Repeated sweeps appear to
increase the breakdown voltage, enabling the device to
slowly progress towards pinch-off. The exact cause for
this is unclear.
The radical effect that the composition and proper-
ties of the insulator-semiconductor interface can have on
transistor performance is well-known for organic FETs.49
Due to high interface-state densities, inorganic oxide in-
sulators are particularly troublesome, causing significant
hysteresis and shifts in threshold voltage. Polymeric
insulators such as polyimide often bring significant im-
provement. To explore whether the current plateau and
difficulty in attaining pinch-off in Device B is tied to insu-
lator composition we studied Device C containing gates
insulated with a 140 nm thick polyimide layer on 2-h.
Figures 11(a/b) show I and Ig versus Vg for this device.
Pinch-off cannot be achieved in Device C, largely due
FIG. 11. (color online):(a) Channel current I and (b) gate
leakage current Ig vs gate voltage Vg at two different gate
sweep rates for a Device C featuring a 140 nm polyimide layer
on 2-h. The horizontal arrows indicate the direction of travel
around the hysteresis loop. In (b) the left/right axis and
lower/upper set of data are for the sweep to/from positive Vg,
respectively. Note that once Ig reaches 50 nA the gate voltage
source implements current limiting by holding Vg fixed. Hence
for Vg & +3.2 V the data in (a) should be considered as I
versus time t at fixed Vg. To aid in converting the data at
Vg & +3.2 V into time, each 0.2 V minor tick in the figure
corresponds to 40 and 20 s for sweep rates of 5 and 10 mV/s,
respectively.
to the much lower breakdown field for the polyimide in-
sulator. Breakdown occurs for Vg & +2.8 V, and once
Ig reaches 50 nA at Vg ∼ +3.4 V the voltage source
holds the gate bias fixed, as in Fig. 2. Thus the data at
Vg & 3.4 V in Fig. 11(a) should instead be considered as
I versus time t at constant Vg. Here each minor sub-tick
corresponds to a time of 10 s for the 10 mV/s trace and
20 s for the 5 mV/s trace. We show the data obtained be-
yond pinch-off in Fig. 11 to better facilitate comparison
with Fig. 2, and to highlight the equilibration behavior
that occurs when a sweep is stopped. The I versus Vg
characteristics for Device C bear a striking resemblance
to those of Device B (Figs. 2 and 10). On the upsweep
there is an initial drop in current that plateaus for in-
termediate Vg, followed by a recovery in I when Vg is
held constant. This is consistent with slow accumulation
of net negative charge between the gate and 2DHG, as
per the explanation for hysteresis loop shape/direction
in Section III-D. The downsweep gives an initial rapid
rise in I that plateaus as Vg approaches zero again, and
as in Fig. 2, there is a distinct asymmetry between the
upsweeps and downsweeps regarding the dependence of
the path taken on sweep rate. Pinch-off occurs beyond
Vg ∼ +3.4 V, thus the shift in pinch-off bias must ex-
ceed ∼ 3.4/0.77 = 4.41. The capacitive conversion factor
for this device V Insg = 5.18Vg assuming 140 nm of poly-
14
imide with dielectric constant 3.36, giving an anticipated pinch-off voltage ∼ +4.15 V.
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